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Abstract 
For medium voltage and high-power application generally, multilevel inverter is used as an 
energy conversion device. Advantages of multilevel inverter are lower switching losses, total 
harmonic distortion, less voltage stress on switches than conventional inverter. This review 
paper presents a comparative study of performance parameters when different level shifted 
multicarrier Pulse Width Modulation (PWM) techniques are implemented on a 15-level 
asymmetric H-bridge multilevel inverter using a topology having less number of switches 
with different loading conditions. Three modulation techniques have been used here. The 
techniques used are PD-PWM, POD-PWM, and APOD-PWM. Here R, R-L and IM loads are 
used. The operation is simulated in MATLAB SIMULINK. The FFT analysis of the three 
modulation techniques used has been done when implemented on different loads and their 
respective THD data has been tabulated. 
 
Keywords: Alternative phase opposition disposition pulse width modulation (APOD-PWM), 
multilevel inverter (MLI), phase disposition pulse width modulation (PD-PWM), phase 
opposition disposition pulse width modulation (POD-PWM), IM (induction motor) load, total 
harmonic distortion (THD) 
 
INTRODUCTION 
In 1975 the multilevel inverter concept 
was first introduced. A multilevel 
converter is a power electronic device 
which is capable of providing desired 
alternating voltage level at the output 
using multiple lower level DC voltages as 
an input [7]. Mostly a two-level inverter is 
used in order to generate the AC voltage 
from DC voltage but the term ‘multilevel’ 
starts with the three-level converter. The 
converter output voltage waveform 
approaches a nearly sinusoidal waveform 
with the incrementing no of input DC 
voltage sources with fundamental 
frequency switching scheme [4]. In recent 
years, a great number of industrial 
applications have begun to request high 
power instruments. For high power 
application, it is inconvenient to directly 
connect a medium voltage level source 
with only one switching device. So the 
multilevel inverter topology has provided a 
different option for working with medium 
voltage and high power [5]. For the 
capability of working with high power 
with medium voltage function, multilevel 
inverter has an added ability to provide 
high power quality, lower order harmonics 
switching losses and improved 
electromagnetic interference [8]. To 
reduce the no of switches in the multilevel 
inverter topology, the different type of 
symmetrical and asymmetrical CHBMLI 
are used. [1, 2, 15−16]. Fig. 1 shows the 
classification of multilevel inverter 
topologies. A stepwise waveform consist 
of different number of voltage levels at the 
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output is generated by using multiple of 
active switches, passive power diodes and 
with the help of some DC voltage sources 
which can be either Photovoltaic (PV) 
panels or other renewable energy supplies 
or even from batteries [3]. 
 
Figure1: Classification of multilevel inverters. 
 
Asymmetrical H-Bridge Multilevel 
Inverter 
In this study, a topology of asymmetric 
multilevel inverter with less number of 
switches is discussed. Multiple numbers of 
DC sources have been required separately 
discussed. In this topology, the number of 
switches and number of levels are 
represented as follows: 
N Level = 2(n+1) - 1 
N_MOSFET = n+4 
Where ‘n’ defines the number of DC 
source.
 
 
Figure 2: Asymmetric H-Bridge multilevel inverter. 
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Here, by using only seven MOSFET 
switches and three isolated DC voltage 
sources we try to develop 15 level output 
sinusoidal output voltage. Comparing with 
other topologies like Diode Clamped MLI 
and Flying capacitor MLI, it is observed 
that the asymmetrical H-Bridge multilevel 
inverter topology uses the least no. of 
switches. Beside that it effectively reduces 
the switching losses and circuit 
complexity. 
 
Fig. 2 represents the asymmetrical H-
Bridge inverter topology. Unequal 
magnitude of DC voltage source with 
specific ratio is used in this inverter. The 
DC source magnitudes designed with 
binary form of voltage such as 30V, 60V 
and 120V respectively. Here, the output 
voltage is 15 level and they are 210V, 
180V, 150V, 120V, 90V, 60V, 30V,0V, -
30V, -60V, -90V, -120V, -150V, -180V 
and -210V respectively. In asymmetrical 
MLI, the magnitude of DC source is 
unequal in nature and a ratio of 1:2:4 is 
maintained from lower to higher connected 
sources. To create a substantial no. of 
output voltage using minimum number of 
switches and isolated DC sources, is the 
most advantageous part of this asymmetric 
topology [3]. 
 
Switching Mode of Operation for 15-
Level Multilevel Inverter 
In the below table, the 15 different levels of 
operation is shown. Different voltage levels 
are generated based on the different turn on 
sequences of the MOSFET. Based on the 
gate pulses supplied to the MOSFET, the 
respective MOSFET is turn on and 
simultaneously the respective DC voltage 
source is activated. In the below mentioned 
Table 1, the switching pattern is shown with 
respect to each and every voltage level. 
 
Table 1: Switching order of MOSFET based on gate signals. 
 
 
Modulation Technique 
There are different modulation techniques 
available for adjustment of the output 
voltage of the inverter. Pulse Width 
Modulation (PWM) control technique is 
the most efficient method used within the 
inverter [4]. In this method, a controlled 
AC output voltage is obtained from a fixed 
DC voltage given as an input by adjusting 
the ON-OFF periods of the inverter 
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components. This is the most popular 
method of controlling the output voltage 
and this method is termed as PWM 
control. 
The figure below shows different types of 
pulse width modulation techniques used.
           
 
Figure 3: Different types of modulation technique. 
 
In this paper, three types of Level Shifted 
PWM topologies that have been studied 
are [13]: 
 
Phase Disposition Pulse Width 
Modulation 
In phase disposition PWM or PDPWM, all 
carrier signals are in same phase and in 
same frequency above and below zero 
reference line [12] as shown in Fig. 4. This 
is the most widely used method as it 
provides load voltage and current with 
lower harmonic distortion. 
 
 
Figure 4: PD-PWM technique. 
 
Phase Opposition Disposition Pulse 
Width Modulation 
In phase opposition disposition 
PWM(POD-PWM), all carrier signals 
above zero reference axis are out of phase 
with those below the axis by 180 degrees 
but all of them are having same frequency 
as shown in Fig. 5. 
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Figure 5: POD-PWM technique. 
 
Alternative Phase Opposition Disposition 
Pulse Width Modulation 
In Alternative Phase Opposition 
Disposition PWM (APOD-PWM), all the 
adjacent carrier signals are out of phase by 
180degrees but all of them are having 
same frequency as shown in Fig. 6.
 
 
Figure 6: APOD-PWM technique. 
 
SIMULATIONS AND RESULTS 
The circuit diagrams simulated in MATLAB [14] is shown in Fig. 7. 
 
Figure 7 (a): MATLAB circuit diagram. 
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Figure7 (b): MATLAB circuit diagram with induction motor load. 
 
The PWM control signals are generated 
within a block subsystem and are fed to 
the gates of each MOSFET respectively. 
The signals generated using subsystem is 
shown in Fig. 8 (b), 8(d), 8(f), and 9.
 
 
Figure 8 (a): Real time simulation result of PD-PWM technique with 14 carrier (2 kHz) and 
1 reference (50 Hz) signal. 
 
 
Figure 8 (b): Switching pulses for S1, S2 and S3(PD-PWM). 
  
 
 
7 Page 1-21 © MAT Journals 2019. All Rights Reserved 
 
Journals of Controller and Converters  
Volume 4 Issue 2  
 
Figure 8 (c): Real time simulation result of POD-PWM technique with 14 carrier (2 kHz) 
and 1 reference (50 Hz) signal. 
 
 
Figure 8 (d): Switching pulses for S1, S2 and S3 (POD-PWM). 
 
 
Figure 8 (e): Real time simulation result of APOD-PWM technique with 14 carrier (2 kHz) 
and 1 reference (50 Hz) signal. 
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Figure 8 (f): Switching pulses for S1, S2 and S3 (APOD-PWM). 
 
 
Figure 9: Switching pulses for H-Bridge. 
 
All the above techniques have a Sinusoidal 
wave of frequency 50 Hz as the reference 
signal that is compared with 14 triangular 
carrier waves of frequency 2 kHz. The 
gate driver circuit of MOSFETS are 
triggered by the high frequency resultant 
PWM output signal for the MOSFETS. 
 
By using resistive load of 470Ω and 
Resistive - Inductive load of 470Ω, 20 mH 
and a split phase IM load with 5 N-m load 
torque the circuit is simulated in 
MATLAB. Finally, the changes in the 
results are observed and analysed [14]. 
Also, the difference in outputs due to 
different modulation techniques is 
observed. We have also done the THD 
analysis for both Voltage and current 
waveforms and presented them in the 
following sections so as to see the effects 
of change in loading. 
 
PD-PWM Technique 
The results for resistive load (470 ohms), 
RL load (470 ohms, 20 mH) and IM load 
obtained using this technique is shown in 
Fig. 10(a), 10(b); 11(a), 11(b); 12; 13(a), 
13(b) respectively. 
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Figure 10 (a): Voltage waveform with 470 ohms resistance. 
 
 
Figure 10 (b): Current waveform with 470 ohms resistance. 
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Figure 11 (a): Voltage waveform for RL load (470 ohms, 20mH). 
 
 
Figure 11 (b): Current waveform for RL load (470 ohms, 20mH). 
  
 
 
11 Page 1-21 © MAT Journals 2019. All Rights Reserved 
 
Journals of Controller and Converters  
Volume 4 Issue 2  
The speed-torque characteristics of induction motor with this technique are shown in the Fig. 
12. 
 
 
Figure 12: Speed and torque waveform for IM. 
 
 
Figure 13 (a): Voltage waveform for IM load. 
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Figure 13 (b): Current waveform for IM load. 
 
PODPWM Technique 
The results for resistive load (470 ohms), 
RL load (470 ohms, 20 mH) and IM load 
obtained using this technique are shown in 
Fig. 14(a), 14(b); 15(a), 15(b);16; 17(a), 
17(b) respectively. 
 
 
Figure 14 (a): Voltage waveform for resistive load (470 ohms). 
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Figure 14 (b): Current waveform for resistive load (470 ohms). 
 
 
Figure 15 (a): Voltage waveform for RL load (470 ohms, 20mH). 
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Figure 15 (b): Current waveform for RL load 
(470 ohms, 20mH). 
 
The speed-torque characteristics of induction motor with this technique are shown in the Fig. 
16. 
 
 
Figure 16: Speed and torque waveform for IM. 
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Figure 17 (a): Voltage waveform for IM load. 
 
 
Figure 17 (b): Current waveform for IM load. 
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APODPWM Technique 
The results for resistive load (470 ohms), 
RL load (470 ohms, 20 mH) and IM load 
obtained using this technique is shown in 
Fig. 18(a), 18(b); 19(a), 19(b); 20 and 
21(a), 21(b) respectively. 
 
 
Figure 18 (a): Voltage waveform for resistive load (470 ohms). 
 
 
Figure 18 (b): Current waveform for resistive load (470 ohms). 
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Figure 19 (a): Voltage waveform for RL load (470 ohms, 20mH). 
 
 
Figure 19 (b): Current waveform for RL load (470 ohms, 20mH). 
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The speed-torque characteristics of induction motor with this technique are shown in the Fig. 
20. 
 
 
Figure 20: Speed and torque waveform for IM. 
 
 
Figure 21 (a): Voltage waveform for IM load. 
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Figure 21 (b): Current waveform for IM load. 
 
Table 2:Comparison of THD for different modulation techniques. 
 
 
By using dSPACE and Microlab Box we 
are developing the real time system with 
an operating frequency of 2kHz shown in 
below figure. 
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Figure 22: Total hardware circuit. 
 
CONCLUSION 
This proposed multilevel inverter topology 
incorporated with less number of power 
switches can be implemented in the 
renewable energy resource based industrial 
application. The discussion of fundamental 
operation of the proposed multilevel 
inverter topology and the working 
procedure of each stage has been done. 
The operations of different single-phase 
level Shifted pulse width modulation 
techniques (PD-PWM, POD-PWM, and 
APOD-PWM) has been discussed 
elaborately and were simulated in 
MATLAB/SIMULINK for R, RL & IM 
loads. The FFT analysis of the output 
voltage and current waveforms are done 
for different modulation techniques and 
their corresponding THD values were 
tabulated in Table 2 for convenience. 
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